“New Circuit Minimization Techniques for Smaller and Faster AES SBoxes”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019, no. 4 (August 9, 2019): 91–125. Accessed January 10, 2025. https://er.ceres.rub.de/index.php/TCHES/article/view/8346.