“Optimized Hardware-Software Co-Design for Kyber and Dilithium on RISC-V SoC FPGA”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2024, no. 3 (July 18, 2024): 99–135. Accessed January 10, 2025. https://er.ceres.rub.de/index.php/TCHES/article/view/11671.