1.
New Circuit Minimization Techniques for Smaller and Faster AES SBoxes. TCHES [Internet]. 2019 Aug. 9 [cited 2025 Jan. 10];2019(4):91-125. Available from: https://er.ceres.rub.de/index.php/TCHES/article/view/8346