High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware. TCHES [Internet]. 2020 Aug. 26 [cited 2025 Jan. 10];2020(4):443-66. Available from: https://er.ceres.rub.de/index.php/TCHES/article/view/8690