1.
Learning Parity with Physical Noise: Imperfections, Reductions and FPGA Prototype. TCHES [Internet]. 2021 Jul. 9 [cited 2025 Jan. 10];2021(3):390-417. Available from: https://er.ceres.rub.de/index.php/TCHES/article/view/8979